U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 USC 371

ATTORNEY DOCKET NO.
211178

U.S. APPLICATION NO.
09/831413

INTERNATIONAL APPLICATION NO.	INTERNATIONAL FILING DATE	PRIORITY DATE CLAIMED
PCT/GB99/03776	12 November 1999	13 November 1998

TITLE OF INVENTION
ANTI-JITTER CIRCUITS

APPLICANT(S) FOR DO/EO/US
UNDERHILL, Michael J.

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 USC 371.

2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 USC 371.

3. ☐ This is an express request to begin national examination procedures (35 USC 371(f)).

4. ☐ The US has been elected by the expiration of 19 months from the priority date (PCT Article 31).

5. ☒ A copy of the International Application as filed (35 USC 371(c)(2))
   a. ☐ is attached hereto (required only if not communicated by the International Bureau).
   b. ☒ has been communicated by the International Bureau.
   c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).

6. ☐ An English language translation of the International Application as filed (35 USC 371(c)(2)).

7. ☒ Amendments to the claims of the International Application under PCT Article 19 (35 USC 371(c)(3))
   a. ☐ are attached hereto (required only if not communicated by the International Bureau).
   b. ☐ have been communicated by the International Bureau.
   c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
   d. ☒ have not been made and will not be made.

8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 USC 371(c)(3)).

9. ☐ An oath or declaration of the inventor(s) (35 USC 371(c)(4)).

10. ☐ An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 USC 371(c)(5)).

11. Nucleotide and/or Amino Acid Sequence Submission
   a. ☐ Computer Readable Form (CRF)
   b. Specification Sequence Listing on:
      i. ☐ CD-ROM or CD-R (2 copies); or
      ii. ☐ Paper Copy
   c. ☐ Statement verifying identity of above copies

Items 12 to 19 below concern other document(s) or information included:

12. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
   ☐ Form PTO-1449
   ☐ Copies of Listed Documents

13. ☐ An assignment for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.

14. ☒ A FIRST preliminary amendment.
   ☐ A SECOND or SUBSEQUENT preliminary amendment.

15. ☐ A substitute specification.

16. ☐ A change of power of attorney and/or address letter.

17. ☒ Application Data Sheet Under 37 CFR 1.76

18. ☒ Return Receipt Postcard

19. ☐ Other items or information:

U.S. APPLICATION NO. 09/831413	INTERNATIONAL APPLICATION NO. PCT/GB99/03776	ATTORNEY DOCKET NO. 211178

20. ☒ The following fees are submitted:	CALCULATIONS	PTO USE ONLY
Basic National Fee (37 CFR 1.492(a)(1)-(5)):		
Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO $1,000.00		
International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO ..... $ 860.00		
International preliminary examination fee (37 CFR 1.482) not paid to USPTO, but international search fee (37 CFR 1.445(a)(2))paid to USPTO ..... $ 710.00		
International preliminary examination fee paid to USPTO (37 CFR 1.482) but all claims did not satisfy provisions of PCT Article 33(1)-(4)..... $ 690.00		
International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(1) to (4) ..... $ 100.00		
ENTER APPROPRIATE BASIC FEE AMOUNT=	$860.00	
Surcharge of $130.00 for furnishing the National fee or oath or declaration later than ☐ 20 ☐ 30 months from the earliest claimed priority date	$	

CLAIMS	NUMBER FILED		NUMBER EXTRA	RATE		
Total Claims	29	-20=	9	x $ 18.00	$162.00	
Independent Claims	1	- 3 =	0	x $ 80.00	$0.00	
☐ Multiple Dependent Claim(s) (if applicable)				+$270.00	$0.00	
TOTAL OF ABOVE CALCULATIONS=					$1,022.00	
+ ☐ Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.					$	
SUBTOTAL=					$1,022.00	
Processing fee of **$130.00** for furnishing English Translation later than ☐ 20 ☐ 30 months from the earliest claimed priority date.					$	
TOTAL NATIONAL FEE=					$1,022.00	
+ Fee for recording the enclosed assignment. The assignment must be accompanied by an appropriate cover sheet. **$40.00** per property					$	
TOTAL FEE ENCLOSED=					$1,022.00	
					Amount to be: refunded	$
					charged:	$

a. ☒ A check in the amount of $1022.00 to cover the above fee is enclosed.

b. ☐ Please charge Deposit Account No. 12-1216 in the amount of $ to cover the above fees. A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 12-1216. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

LEYDIG, VOIT & MAYER, LTD.
Two Prudential Plaza, Suite 4900
180 North Stetson
Chicago, Illinois 60601-6780
(312) 616-5600 (telephone)
(312) 616-5700 (facsimile)

Gordon R. Coons, Registration No. 20821
One of the Attorneys for Applicant(s)

Date: May 9, 2001

INVENTOR INFORMATION

Inventor One Given Name:: Michael G
Family Name:: Underhill
Postal Address Line One:: Hatchgate, Tandridge Lane
City:: Lingfield
State or Province:: Surrey
Country:: United Kingdom
Postal or Zip Code:: RH7 6LL
City of Residence:: Lingfield
State or Province of Residence:: Surrey
Country of Residence:: United Kingdom
Citizenship Country:: United Kingdom

CORRESPONDENCE INFORMATION

Correspondence Customer Number:: 23460
Fax One:: (312) 616-5700

APPLICATION INFORMATION

Title Line One:: ANTI-JITTER CIRCUITS
Total Drawing Sheets:: 0
Formal Drawings?:: No
Application Type:: Utility
Docket Number:: 211178
Secrecy Order in Parent Appl.?:: No

REPRESENTATIVE INFORMATION

Representative Customer Number:: 23460

PRIOR FOREIGN APPLICATIONS

Foreign Application One:: 9824989.9
Filing Date:: 11-13-1998
Country:: United Kingdom
Priority Claimed:: Yes
Foreign Application Two:: 9907733.1
Filing Date:: 04-01-1999
Country:: United Kingdom
Priority Claimed:: Yes
Foreign Application Three:: GB99/03776
Filing Date:: 11-12-1999
Country:: PCT
Priority Claimed:: Yes

Source:: PrintEFS Version 1.0.1

PATENT
Attorney Docket No. 211178

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Michael J. UNDERHILL

Art Unit: Unassigned

Corresponding to
Application No. PCT/GB99/03776

Examiner: Unassigned

International Filing Date: November 12, 1999

For: ANTI-JITTER CIRCUITS

PRELIMINARY AMENDMENT

Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Prior to the examination of the above-identified patent application, please enter the following amendments and consider the following remarks.

IN THE CLAIMS:

Please amend claims 5, 7, 8, 12-14, 19, 21, 23, and 25 to the following form. An edited copy of the claims showing the amendments is attached hereto.

5. (Amended) An anti-jitter circuit as claimed in claim 2 wherein said means defining a negative feedback path comprises a low pass filter.

7. (Amended) An anti-jitter circuit as claimed in claim 2 wherein said mean d.c. voltage level is generated at an output of said negative feedback path and said means for comparing comprises a comparator having a first input coupled to the integrator charge storage means and a second input coupled to said output of the negative feedback path.

8. (Amended) An anti-jitter circuit as claimed in claim 2 including a monostable circuit connected to the output of said means for comparing.

12. (Amended) An anti-jitter circuit as claimed in claim 8 wherein said monostable circuit is triggered whenever a discharge part of the time-varying voltage waveform crosses the mean d.c. level.

13. (Amended) An anti-jitter circuit as claimed in claim 1 including frequency doubling means comprising a first said charging means and a second said charging means for deriving charge packets respectively from the rising and falling edges of the input pulse train.

14. (Amended) An anti-jitter circuit as claim in claim 1 including means for maintaining the charge value of the charge packets substantially constant.

19. (Amended) An anti-jitter circuit as claimed in claim 2 wherein said means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including means defining a further negative feedback path between said output of said inverted gate means and said discharging means whereby to establish said mean d.c. voltage level as a switching level of said inverted gate means.

21. (Amended) An anti-jitter circuit as claimed in claim 19 wherein said further negative feedback path comprises a low pass filter.

23. (Amended) An anti-jitter circuit as claimed in claim 2 wherein said means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including a voltage source coupled to the discharging means whereby to establish said mean d.c. voltage level as a switching level of said inverted gate means.

25. (Amended) An anti-jitter circuit as claimed in claim 2 including means providing a low impedance path between the input and the output of the negative feedback path.

Cancel claim 28 without prejudice.

Please add the following new claims 29-30:

29. (New) An anti-jitter circuit as claimed in claim 20 wherein said further negative feedback path comprises a low pass filter.

30. (New) An anti-jitter circuit as claimed in claim 29 wherein said low pass filter comprises the combiantion of a resistor and a capacitor.

REMARKS

Claims 5, 7-8, 12-14, 19, 21, and 23 have been amended to remove their multiple dependency. Claim 28 has been cancelled. New claims 29-and 30 are dependent on claim 20. (The amendments to the claims are shown on the attached sheets.) No new matter has been introduced by way of these amendments. Accordingly, with this amendment, twenty-nine claims remain pending.

If, in the opinion of the Examiner, a telephone conference would expedite the prosecution of the subject application, the Examiner is invited to call the undersigned attorney.

Respectfully submitted,

Gordon R. Coons, Reg. No. 20821
One of the Attorneys for Applicant(s)
LEYDIG, VOIT & MAYER, LTD.
Two Prudential Plaza, Suite 4900
180 North Stetson
Chicago, Illinois 60601-6780
(312) 616-5600 (telephone)
(312) 616-5700 (facsimile)

Date: May 9, 2001

PATENT
Attorney Docket No. 211178

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Michael J. UNDERHILL

Art Unit: Unassigned

Corresponding to
Application No. PCT/GB99/03776

Examiner: Unassigned

International Filing Date: November 12, 1999

For: ANTI-JITTER CIRCUITS

CLAIMS AS AMENDED ON MAY 9, 2001

5. (Amended) An anti-jitter circuit [is] as claimed in [any one of the] claim[s] 2 [to 4] wherein said means defining a negative feedback path comprises a low pass filter.

7. (Amended) An anti-jitter circuit as claimed in [any one of] claim[s] 2 [to 6] wherein said mean d.c. voltage level is generated at an output of said negative feedback path and said means for comparing comprises a comparator having a first input coupled to the integrator charge storage means and a second input coupled to said output of the negative feedback path.

8. (Amended) An anti-jitter circuit [is] as claimed in [any one of the] claim[s] 2 [to 7] including a monostable circuit connected to the output of said means for comparing.

12. (Amended) An anti-jitter circuit as claimed in [any one of] claim[s] 8 [to 14] wherein said monostable circuit is triggered whenever a discharge part of the time-varying voltage waveform crosses the mean d.c. level.

13. (Amended) An anti-jitter circuit as claimed in [any one of] claim[s] 1 [to 12] including frequency doubling means comprising a first said charging means and a second said charging means for deriving charge packets respectively from the rising and falling edges of the input pulse train.

14. (Amended) An anti-jitter circuit as claim in [any one of] claim[s] 1 [to 13] including means for maintaining the charge value of the charge packets substantially constant.

19. (Amended) An anti-jitter circuit as claimed in [any one of] claim[s] 2 [to 6] wherein said means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including means defining a further negative feedback path between said output of said inverted gate means and said discharging means whereby to establish said mean d.c. voltage level as a switching level of said inverted gate means.

21. (Amended) An anti-jitter circuit as claimed in claim 19 [or claim 20] wherein said further negative feedback path comprises a low pass filter.

23. (Amended) An anti-jitter circuit as claimed in [any one of] claim[s] 2 [to 6] wherein said means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including a voltage source coupled to the discharging means whereby to establish said mean d.c. voltage level as a switching level of said inverted gate means.

25. (Amended) An anti-jitter circuit as claimed in [any one of] claim[s] 2 [to 24] including means providing a low impedance path between the input and the output of the negative feedback path.

Cancel claim 28 without prejudice.

29. (New) An anti-jitter circuit as claimed in claim 20 wherein said further negative feedback path comprises a low pass filter.

30. (New) An anti-jitter circuit as claimed in claim 29 wherein said low pass filter comprises the combiantion of a resistor and a capacitor.

ANTI-JITTER CIRCUITS

FIELD OF THE INVENTION

This invention relates to anti-jitter circuits (AJC).

BACKGROUND OF THE INVENTION

An AJC is described in our European patent application No. 97903456.8 based on International patent application, publication No. WO 97/30516. The described AJC circuit provides a unique way of reducing phase noise or time jitter on a frequency source, typically 20 dB or more for the or each (fully cascaded) stage. Figures 1(a) to 1(c) of the accompanying drawings illustrate the principle of operation of this earlier AJC. Figure 1(a) is a block circuit diagram of the system described in the earlier patent application, Figure 1(b) shows an input pulse train with jitter (shown in broken outline) on the central pulse and Figure 1(c) shows the corresponding integrator output (Op2) and the comparator switching level (Op3).

The present invention provides an improvement over this earlier AJC. Because the implementation of the core part of the improved AJC requires no d.c. power the term adiabatic anti-jitter circuit (AAJC) will be used hereinafter.

SUMMARY OF THE INVENTION

According to the invention there is provided an anti-jitter circuit for reducing time jitter in an input pulse train comprising:

an integrator charge storage means,

charging means for deriving from the input pulse train at least one charge packet during each cycle of the input pulse train and for supplying the charge packets to the integrator charge storage means, and

discharging means for continuously discharging the integrator charge storage means,

the charging means and the discharging means being operative to create on the integrator charge storage means a time varying voltage waveform having a mean d.c. voltage level, and

means for comparing said time varying voltage waveform with said mean d.c. voltage level and deriving an output pulse train as a result of the comparison.

DESCRIPTION OF THE DRAWINGS

Anti-jitter circuits according to the invention are now described, by way of example only, with reference to the accompanying drawings in which:

Figures 1(a) to 1(c) illustrate a known anti-jitter circuit described in our International patent application, publication number WO 97/30516,

Figures 2(a) to 2(d) illustrate an embodiment of an anti-jitter circuit according to the present invention. Figure 2(a) is a circuit diagram of the anti-jitter circuit. Figure 2(b) shows an input waveform Op1, a sawtooth waveform Op2 and a mean d.c. level Op3. Figure 2(c) shows the waveforms Op2 and Op3 superposed and Figure 2(d) shows a detail of the superposed waveforms,

Figures 3(a), 3(b); 4(a), 4(b) and 5(a), 5(b) illustrate further embodiments of the anti-jitter circuit shown in Figures 2(a) to 2(d). Figures 3(a), 4(a) and 5(a) are circuit diagrams showing the anti-jitter circuits and Figures 3(b), 4(b) and 5(b) show the respective sawtooth waveforms Op2 and the mean d.c. levels Op3 overlaid.

Figure 6 shows an anti-jitter circuit according to the invention in which the pulse length of an output monostable circuit is controlled,

Figures 7(a) to 7(c) show an anti-jitter circuit according to the invention having a frequency doubling input. Figure 7(a) is a circuit diagram of the anti-jitter circuit. Figure 7(b) shows the sawtooth waveform Op2 and the mean d.c. level Op3 overlaid and Figure 7(c) shows an expanded detail of the overlaid waveforms.

Figures 8 and 9 show anti-jitter circuits according to the invention including circuitry arranged to maintain the charge value of charge packets substantially constant. Figures 8(a) and 9(a) are circuit diagrams showing the anti-jitter circuits. Figures 8(b)

and 9(b) show the input waveforms Op2 and the mean d.c. levels Op3 overlaid, and Figures 8(c) and 9(c) show an expanded detail of the overlaid waveforms. Figures 8(b) and 8(c) also show a voltage waveform Op4, and

Figure 10 shows a further embodiment of an anti-jitter circuit according to the present invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

The principle of operation can be seen by reference to Figures 2a to 2d, and it has some similarities to that of a charge pump. An approximately constant charge packet is formed either once or, in a second variation of the scheme, twice per input frequency source cycle. Each charge packet adds to the charge in an integrator storage capacitor C3. A controlled current source T1 (or more accurately current sink) discharges the capacitor C3 at a rate that maintains a substantially constant mean dc voltage level on the integrator storage capacitor C3. A high impedance low pass filter (R1, C4) connected to the integrator storage capacitor C3 establishes the mean d.c. voltage level that then controls the discharge current in a negative feedback configuration. The combination of intermittent charging and continuous discharging creates a sawtooth voltage waveform Op2 on the integrator storage capacitor C3. The two (high impedance) inputs of a differential comparator (not shown) are connected respectively to the input and output of the low pass filter. This establishes switching points when the mean dc level Op3 is equal to the sawtooth voltage waveform Op2

present on the integrator storage capacitor C3. The switching point on the discharge part of the sawtooth waveform has very much reduced timing jitter (as described in the aforementioned publication). This discharge switching transition then triggers an output monostable or divide-by-two circuit, as described in that publication.

The combination of the negative feedback and the differential comparator means that the correct comparator switching levels are established automatically for a very wide range of input frequencies without any change of circuit components values.

When the (optional) diodes D5 to D8 in Fig 2 are not conducting, the time constant R1C3C4/(C3+C4) determines the sideband frequency below which the jitter suppression starts to degrade at a 6dB per octave rate. The optimum loop gain is found to be $gmR1 = (C3+C4)^2/C3C4$. For a FET we have $gm = \sqrt{(2I_{dis}\beta)}$ and from the explanation below it can be seen that $I_{dis}=f_{ina}Q$, that is proportional to input frequency. The consequence is that the loop gain varies as the square root of input frequency. For such a control loop the loop gain can typically be allowed to vary by up to four to one with little variation in overall settling time or loop bandwidth. This then corresponds to a working frequency range of sixteen to one with no changes in component values.

The four optional "speed up" diodes D5 to D8 shown across the resistor R1 provide a low impedance path from input to the output shunt capacitor C4 of the low pass filter if the positive or negative voltage exceeds 2 diode (Vbe) offset levels

(approximately 2 x 0.6 volts typically). This option lowers the time constant of the low pass filter by orders of magnitude during initial acquisition of lock of output signal to input signal, or if large frequency or phase jump deviations occur in the input signal. The time for initial acquisition is thus much reduced and input to output lock is maintained (with no input pulses missed) over a wider range of input deviations of phase or frequency. The presence of the diodes also allows phase jitter sideband components much closer to carrier to be better suppressed after a full settling has occurred.

In the case of the charge pump arrangement of diodes D1 and D2, and input capacitor C1 in Fig 2(a), the peak-to-peak amplitude V_{ppst} of the sawtooth waveform is given approximately by the relationship $Q = C_3 V_{ppst} = C_1 V_{ppin}$, where V_{ppin} is the peak-to-peak input voltage and C_3 is the integrator storage capacitance. Q is actually the quantity of charge being transferred from C1 to C3 each time a transfer occurs. A large phase jitter adds substantially to the peak-to-peak voltage swing whilst two diode offsets should be subtracted from V_{ppin} to obtain a more accurate relationship. This relationship is used to ensure that the worst case V_{ppst} for the sawtooth is sufficiently less than 4 (Vbe) diode offsets range between the switch on levels of the speed up diodes D5 to D8.

Conveniently, controlled current source T1 is a transistor in the form of an insulated gate FET (as shown in Fig 2(a)). Alternatively a high input impedance bipolar

transistor combination such as a Darlington arrangement may be used in place of T1. A high input impedance is desirable so that a long time constant (or low cut off frequency) can be obtained for the low pass filter and at the same time keeping the value of the filter capacitor C4 to a low value. For fastest speed up acquisition time, C4 is made comparable in value to charge pump and storage capacitors C1 and C3.

The mean diode discharge current I_{dis} is given by the relationship $I_{dis} = f_{ina} Q$ where the charge packet Q has been defined in the above and f_{ina} is the rate of input frequency active transitions. Thus the FET or transistor characteristics should be chosen to provide this current at the desired mean sawtooth voltage. The value of the resistor R2 can also be conveniently chosen to reach this desired design objective; particularly there is a constraint on the choice of transistor characteristics. For a given transistor choice the resistor R2 can also be conveniently chosen to give a typical 10 to 1 operating frequency range anywhere within a design envelope of typically 1000 to 1, without having to alter the value of any other component within the circuit.

Figs 3 and 4 demonstrate by simulation the extreme frequency range limits of the AAJC shown in Figure 2 when only the resistor R2 is varied. However, purely for the purpose of display of aquisition within a limited number of input waveform cycles, the time constant C4R1 has been appropriately chosen in each case. Fig 5 shows the AAJC simulation operating of 5GHz. In all cases the waveforms are for operation starting from initial switch on. The acquisition time is when the two waveforms of

Op2 and Op3 intersect with no further missed intersections.

As an additional improvement, shown in Figure 6, the mean dc output from the low pass filter (being a direct function of may be frequency) can be used directly or through a matched current mirror process to control the pulse length of an output monostable. In this way the overall circuit can be made self-adjusting in terms of maintaining a good output waveform mark space ratio over a wide frequency range. A circuit arrangement for this is regarded as existing state of the art.

All the power for the AAJC circuit is obtained from the input source. An approximate estimate for the power dissipated in the circuit is the product of the discharge current and the mean d.c. voltage. Given ideal components there are no other dissipative processes in the circuit. A safer limit allowing for other losses would be to take the product of the input voltage swing and the discharge current.

A typical AAJC would operate with a discharge current of less than 1 to 2mA with a 5 volt input swing. In this example the input source would have to provide a maximum of 10mW.

In addition it is advantageous if the source waveform rise and fall times are short. Times of less than about one tenth of an average period minimise potential amplitude to phase conversion of any noise appearing at the input.

The amplitude of the input waveform should be reasonably constant over the short term. However it is a feature of the circuit that it automatically adjusts for long term (low frequency) variations in the input amplitude.

A frequency doubling circuit can be implemented in a very simple way with the AAJC as shown in Figures 7, 8 and 9. Here there are two input charge pumps C1, D1; C2, D2 which operate alternately on the rising and falling edges of the input waveform. The transformer XMR, is shown by way of example only and may be replaced by some transformerless push pull active circuit operating on the input signal. Advantages of frequency doubling and then dividing to obtain the final output are a further 6dB of phase noise reduction and an equal output mark space ratio which is retained over the whole frequency range of operation.

A disadvantage of the simple diode charge pump as shown is that the value of the charge packets is approximately proportional to the voltage existing on the integrator storage capacitor at the start time of the charge packets. Thus to obtain the best jitter reduction it is advisable to keep the peak-to-peak sawtooth voltage as a small percentage as possible of the mean voltage. Figs 8 and 9 show a frequency doubling circuit where the charge packets are kept much more constant by the presence of transistor T2 and its base components C5 and R3 which perform an averaging function over a few input cycles. The transistor operates essentially in the grounded base mode while conveying charge. Since the base voltage stays constant over several input

cycles any phase jumps causing the mean level of the sawtooth waveform to vary do not cause the size of the charge packets to vary. The input capacitors C1 and C2 are charged or discharged into constant voltage sinks. Obviously this technique also applies to the basic circuits as well where frequency doubling is not implemented.

Fig 9 shows a more convenient arrangement if T2 is a FET. The time constant components C5 and R3 are no longer required because the gate of T2 is connected to the gate of T1.

Transistors T2 in Fig 8 and Fig 9 are the most likely devices to restrict the upper frequency operation of the circuit. Because the mobility of holes is less than for electrons it may be advantageous to exchange p-devices for n-devices (or pnp for npn) and vice versa and at the same time reverse the sense of the input diodes. It is likely in practice that this will result in somewhat higher maximum frequency of operation.

In the embodiments described with reference to Figures 2 to 9 the sawtooth waveform (Op2) and the mean d.c level (Op3) are supplied to respective inputs of a differential comparator.

It will be appreciated that a DC reference point in these circuits may conveniently be chosen to be at any RF ground point because points connected by low frequency capacitors or decoupling capacitors are effectively all at the same RF potential.

Therefore, the ground connection in the embodiments of Figures 2 to 9 could be replaced by a suitably decoupled low impedance voltage source connected to the gate of the FET (or the base of an equivalent bipolar transistor). This voltage source can be arranged to establish the correct switching level for the comparator, which then can be a simple single input comparator, such as a high impedance CMOS inverter (NOT gate) instead of the differential comparator used in the embodiments of Figures 2 to 9.

Figure 10 shows a further embodiment of the invention in which a NOT gate U4 is used as a fast switching comparator. The switching level of the gate can vary appreciably with time and temperature; however, this can be controlled by provision of a further negative DC feedback path connected between the output of NOT gate U4 and the control input i.e. the gate of FET Q1. To this end, a simple, single RC low pass filter (R_5,C_5) provides sufficient filtering to establish the mean output level. In this way, the NOT gate U4 is automatically 'self-biased' to the correct switching level.

As in the embodiments of Figures 2 to 9, the input source V1 is connected to isolating capacitor C1 and to diodes D1,D2 which feed pulses to the integrator storage capacitor C3. FET Q1 discharges the capacitor C3 and the resultant sawtooth waveform is supplied to the comparator; that is, to the single input of the NOT gate U4.

The NOT gate U4 feeds the RC low pass filter R5,C5 which produces a mean DC

voltage level on capacitor C5 and this voltage is supplied to the gate of FET Q1 as an offset reference voltage. As before, FET Q1 in combination with resistor R1 acts as a current drain and the voltage on capacitor C4 governs the voltage on resistor R1 and hence the constant current discharging capacitor C3 via resistor R1.

As before, R2 is a large value resistor which in combination with capacitors C3 and C4 establishes the sideband frequency below which the jitter suppression starts to degrade at a rate of 6dB per octave. R2 could optionally have an even larger resistance value, with back-to-back diodes connected across the resistor (i.e. two diodes, one with each polarity in parallel with R2, as shown in Figure 2a).

The time constant of the low pass filter R5,C5 should conveniently be chosen to give a sideband frequency for the further negative DC feedback path that is a little lower than that defined by R2,C3 and C4, thereby to ensure the lowest possible sideband frequency and the fastest possible settling time after switch-on.

In practice, packaged CMOS gates have input circuits providing protection against electrostatic discharge (ESSD). Such gates may have insufficiently high input impedance for use in an anti-jitter circuit of the kind described with reference to Figure 10 due to a relatively high sideband frequency. In a CMOS IC, implementation of such protection circuity is not needed on the chip and for packaged gates an additional FET or complementary FET pair may be used to provide simple

high impedance input buffering.

Particularly advantageous aspects of the described exemplary embodiments include:

1. An input source having approximately constant amplitude. It is also desirable, but not essential, that the input waveform should have a risetime no longer than about one tenth of an average period of the input waveform. Circuit performance in practice is then found to be improved.

2. An input capacitor C1 (or pair of input capacitors C1 and C2) can be used to form an input charge packet of substantially constant charge value when switched at one terminal by the aforesaid input signal.

3. An integrator capacitor can be used that is charged by constant charge packets at the input frequency rate, and

4. permanently discharged by a controlled discharge current source or sink. The discharge device can be almost any transistor having a reasonably high output impedance for its drain or collector.

5. A low pass filter (typically a single section RC filter) may be connected to form a negative feedback path from the storage capacitor to the control input (gate or base)

of the controlled current source.

6. The negative feedback connection causes a substantially constant mean d.c. level to exist on the storage capacitor. The feedback thus performs the function of d.c. removal so that the storage capacitor, considered as an integrator of the charge and discharge currents, is not affected by d.c. drift.

7. A differential comparator can be used with one input connected to, and responsive to the sawtooth waveform on, the storage capacitor and the other input connected to the mean d.c. level (at the output of the low pass filter).

8. A triggered output circuit as described in the aforementioned publication, can be connected to be triggered only by the low jitter output transition of the comparator. (The low jitter transition occurs on the slower of the two sawtooth waveform slopes).

9. Back to back speedup diodes (D5 to D8) can be connected to form a low impedance path between the input and output of the feedback low pass filter for the case when input phase jumps cause the integrator voltage to jump out of limits set by the number of diodes in series and the typical diodes offset voltages.

10. A frequency doubling input circuit may be provided in which two charge pumps operate alternately on the rising and falling edges of the input waveform and

convey their charge packets via a common path to the storage capacitor.

11. (a). A common gate or common base transistor circuit may be connected in the path between the input capacitor(s) and the storage capacitor, so that better constancy of charge packets in ensured.

(b). A time constant may also be connected to the base to ensure constancy of charge packet size in the short term fluctuations in input signal amplitude. Or the gate of T2 may be connected to the gate of T1.

12. The use of the low pass filter output voltage (which is known function of frequency) to keep the mark space ratio of an output monostable essentially constant for a wide range of input frequencies. A FET can alternatively be connected to the gate of T1 mirror the current of T1 to a current controlled output monostable to achieve the same objective.

CLAIMS

1. An anti-jitter circuit for reducing time jitter in an input pulse train comprising,

an integrator charge storage means,

charging means for deriving from the input pulse train at least one charge packet during each cycle of the input pulse train and for supplying the charge packets to the integrator charge storage means, and

discharging means for continuously discharging the integrator charge storage means,

the charging means and the discharging means being operative to create on the integrator charge storage means a time varying voltage waveform having a mean d.c. voltage level, and

means for comparing said time varying voltage waveform with said mean d.c. voltage level and deriving an output pulse train as a result of the comparison.

2. An anti-jitter circuit as claimed in claim 1 wherein said discharging means comprises a discharge device having a control input and means defining a negative feedback path between the control input and an output of the integrator charge storage means whereby to maintain said mean d.c. voltage level substantially constant.

3. An anti-jitter circuit as claimed in claim 2 wherein said discharge device is a current source or a current sink.

4. An anti-jitter circuit as claimed in claim 3 wherein said discharge device is a transistor.

5. An anti-jitter circuit is claimed in any one of the claims 2 to 4 wherein said means defining a negative feedback path comprises a low pass filter.

6. An anti-jitter circuit as claimed in claim 5 wherein the negative feedback path is formed by the combination of a resistor and a capacitor.

7. An anti-jitter circuit as claimed in any one of claims 2 to 6 wherein said mean d.c. voltage level is generated at an output of said negative feedback path and said means for comparing comprises a comparator having a first input coupled to the integrator charge storage means and a second input coupled to said output of the negative feedback path.

8. An anti-jitter circuit is claimed in any one of the claims 2 to 7 including a monostable circuit connected to the output of said means for comparing.

9. An anti-jitter circuit as claimed in claim 8 wherein said mean d.c. voltage level is used to control the pulse length of pulses output by the monostable circuit.

10. An anti-jitter circuit as claimed in claim 9 wherein the monostable circuit is a

current-controlled monostable circuit and has a control input coupled to the output of said negative feedback path by a current mirror matched to said discharge device.

11. An anti-jitter circuit as claimed in claim 10 wherein said discharge device and said current mirror are matched transistors.

12. An anti-jitter circuit as claimed in any one of claims 8 to 11 wherein said monostable circuit is triggered whenever a discharge part of the time-varying voltage waveform crosses the mean d.c. level.

13. An anti-jitter circuit as claimed in any one of claims 1 to 12 including frequency doubling means comprising a first said charging means and a second said charging means for deriving charge packets respectively from the rising and falling edges of the input pulse train.

14. An anti-jitter circuit as claimed in any one of claims 1 to 13 including means for maintaining the charge value of the charge packets substantially constant.

15. An anti-jitter circuit as claimed in claim 14 wherein said means for maintaining comprises a further transistor coupled between said charging means and said integrator charge storage means.

16. An anti-jitter circuit as claimed in claim 15 wherein said further transistor is arranged to operate in grounded base mode.

17. An anti-jitter circuit as claimed in claim 16 including averaging means connected to the base of the further transistor.

18. An anti-jitter circuit as claimed in claim 15 wherein said discharging means includes a first field effect transistor operative as a discharge device and said further transistor is a second field effective transistor, and the gate of the first field effect transistor is connected to the gate of the second field effect transistor.

19. An anti-jitter circuit as claimed in any one of claims 2 to 6 wherein said means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including means defining a further negative feedback path between said output of said inverted gate means and said discharging means whereby to establish said mean d.c voltage level as a switching level of said inverted gate means.

20. An anti-jitter circuit as claimed in claim 19 wherein said further negative feedback path is connected between said output of said inverted gate means and said control input of said discharging device.

21. An anti-jitter circuit as claimed in claim 19 or claim 20 wherein said further negative feedback path comprises a low pass filter.

22. An anti-jitter circuit as claimed in claim 21 wherein said low pass filter comprises the combination of a resistor and a capacitor.

23. An anti-jitter circuit as claimed in any one of claims 2 to 6 wherein said means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including a voltage source coupled to the discharging means whereby to establish said mean d.c voltage level as a switching level of said inverted gate means.

24. An anti-jitter circuit as claimed in claim 23 wherein said voltage source is connected between said output of said inverted gate means and said control input of said discharging device.

25. An anti-jitter circuit as claimed in any one of claims 2 to 24 including means providing a low impedance path between the input and the output of the negative feedback path.

26. An anti-jitter circuit as claimed in claim 25 wherein said low impedance path is formed by diodes connected back-to-back.

27. An anti-jitter circuit as claimed in any one of the claims 1 to 26 wherein the or each said charging means is a charge pump.

28. An anti-jitter circuit substantially as herein described with reference to Figures 2 to 10 of the accompanying drawings.



Fig.1(a)



Fig.1(b)



Fig.1(c)

Fig.1 Anti Jitter Circuit Principle:-

(a) Basic Block Diagram
(b) Input with jitter on central pulse
(c) Integrator output (op2) and Comparator switching level (op3)



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 150 degrees = Time Jitter of 1 usec in 2.4usec at 1/3 rate

Fig.2(a)



Fig.2(b)


3.00
2.00
1.00
0.00
Output voltage (V)
Op2
Op3
0.00
10.00u
20.00u
30.00u
40.00u
50.00u
Time (s)

Fig.2(c)


3.00
2.50
2.00
1.50
1.00
Output voltage (V)
Op2
Op3
41.00u
44.00u
47.00u
50.00u
Time (s)

Fig.2(d)



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Fig.3(a)



Fig.3(b)

5/12



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Fig.4(a)



Fig.4(b)


D5
D6
R1 10k
op3
Input 5GHz
D8
D7
D1
op2
C1 0.1p
T1
op1
5G
C3 0.5p
C4 0.1p
D2
R2 200
T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV
op2 and op3 to differential comparator

Fig.5(a)


4.00
3.00
2.00
1.00m
0.00
op2
op3
Output voltage (V)
0.00
2.00n
4.00n
6.00n
Time (s)

Fig.5(b)

09/831413



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Fig.6

AAJC with Comparator and input-tracking Output Monostable



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 150 degrees
= Time Jitter of 1 usec in 2.4 usec at 1/3 rate

Fig.7(a)



Fig.7(b)

9/12



Fig.7(c)



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 150 degrees = Time Jitter of 1 usec in 2.4 usec at 1/3 rate

Fig.8(a)


2.00
1.00
0.00
-1.00
Output voltage (V)
Op2
Op4
Op3
0.00
10.00u
20.00u
30.00u
40.00u
50.00u
Time (s)

Fig.8(b)


2.00
1.50
1.00
500.00m
0.00
Output voltage (V)
op2
op3
op4
37.00u
40.00u
43.00u
46.00u
Time (s)

Fig.8(c)



T1:- n-MOS enhancement
Threshold 0v Beta 300uA/VV

op2 and op3 to differential comparator

Mean Fin = 417kHz and 1/3 rate phase jumps of 300 degrees
= Time Jitter of 1 usec in 2.4 usec at 1/3 rate

Fig.9(a)



Fig.9(b)


1.40
1.10
800.00m
500.00m
Output voltage (V)
Op2
Op3
37.00u
40.00u
43.00u
46.00u
Time (s)

Fig.9(c)


NOT gate Comparator
Output to Monostable
U4
R2
R5
C1
D1
Q1
Mean Switching Level
D2
C3
R1
C4
C5
FM
Input Source
New Ground Point

Fig.10

VSA

PATENT
Attorney's Docket No.

COMBINED DECLARATION AND POWER OF ATTORNEY

As below named inventor, I hereby declare that

This declaration is of the following type:
- ☐ original ☐ design ☐ supplemental
- ☒ national stage of PCT
- ☐ divisional ☐ continuation ☐ continuation-in-part

My residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first, and sole inventor *(if only one name is listed below)* or an original, first, and joint inventor *(if plural names are listed below)* of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Anti-Jitter Circuits

the specification of which:
- ☐ is attached hereto.
- ☐ was filed on as Application No. and was amended on _____ *(if applicable)*.
- ☐ was filed by Express Mail No. *as Application No. not known yet*, and was amended on _____ *(if applicable)*.
- ☒ was described and claimed in PCT International Application No GB99/03776 filed on 12 Nov 1999 and as amended pursuant to PCT Article 19 on _____ *(if any)*.

I state that I have reviewed and understand the contents of the above-identified specification, including the claim(s), as amended by any amendment referred to above.

I acknowledge the duty to disclose information that is material to the patentability of this application in accordance with 37 C.F.R. § 1.56.

I claim foreign priority benefits under 35 U.S.C. § 119 of any foreign application(s) for patent or inventor's certificate or of any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent, utility model, design registration, or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed.

PRIOR FOREIGN PATENT, UTILITY MODEL, AND DESIGN REGISTRATION APPLICATIONS						
COUNTRY	APPLICATION	DATE OF FILING (day,**month**,year)	PRIORITY CLAIMED UNDER 35 U.S.C. § 119			
UNITED KINGDOM	9824989.9	13 Nov 1998	X	YES		NO
UNITED KINGDOM	9907733.1	1 Apr 1999	X	YES		NO
				YES		NO

I claim the benefit pursuant to 35 U.S.C. § 119(e) of the following United States provisional application(s):

In re Appln. of
Attorney Docket No.

PRIOR U.S. PROVISIONAL APPLICATIONS BENEFIT CLAIMED UNDER 35 U.S.C. 119(e)	
APPLICATION NO.	DATE OF FILING (day,**month**,year)

I claim the benefit pursuant to 35 U.S.C. § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in that/those prior application(s) in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose material information as defined in 37 C.F.R. § 1.56 effective between the filing date of the prior application(s) and the national or PCT international filing date of this application.

PRIOR U.S. APPLICATIONS OR PCT INTERNATIONAL PATENT APPLICATIONS DESIGNATING THE U.S. FOR BENEFIT UNDER 35 U.S.C. 120					
U.S. APPLICATIONS			Status *(check one)*		
APPLICATION NO.	U.S. FILING DATE		PATENTED	PENDING	ABANDONED
1. 0 /					
2. 0 /					
3. 0 /					
PCT APPLICATIONS DESIGNATING THE U.S.			Status *(check one)*		
PCT APPLICATION NO.	PCT FILING DATE (day,**month**,year)	U.S. APPLN. NOS. ASSIGNED (if any)	PATENTED	PENDING	ABANDONED
4. GB99/03776	12 Nov 1999				
5.					
6.					

DETAILS OF FOREIGN APPLICATIONS FROM WHICH PRIORITY CLAIMED UNDER 35 U.S.C. §119 FOR ABOVE LISTED U.S./PCT APPLICATIONS				
ABOVE APPLN. NO.	COUNTRY	APPLICATION NO.	DATE OF FILING (day,**month**,year)	DATE OF ISSUE (day,**month**,year)
1. PCT/GB99/03776	UNITED KINGDOM	9824989.9	13 Nov 1998	
2. PCT/GB99/03776	UNITED KINGDOM	9907733.1	1 Apr 1999	
3.				
4.				
5.				
6.				

In re Appln. of
Attorney Docket No.

As a named inventor, I hereby appoint Leydig, Voit & Mayer, Ltd. to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Customer Number 23460.

23460

PATENT TRADEMARK OFFICE

I further direct that correspondence concerning this application be directed to Leydig, Voit & Mayer, Ltd.: Customer Number 23460.

23460

PATENT TRADEMARK OFFICE

I declare that all statements made herein of my own knowledge are true, that all statements made on information and belief are believed to be true, that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of **sole or first inventor:** Michael James Underhill

Inventor's signature X Michael James Underhill

Date X 6th May 2001

Country of Citizenship: United Kingdom

Residence: Lingfield, Surrey, United Kingdom
(city/state or country)

Post Office Address: Hatchgate, Tandridge Lane, Lingfield, Surrey,RH7 6LL,
(complete mailing address) United Kingdom.

Full name of **second joint inventor,** if any:

Inventor's signature _____

Date _____

Country of Citizenship:

Residence:
(city/state or country)

Post Office Address:
(complete mailing address)